

FIG 1

The diagram illustrates the internal architecture of the S3 86C453 graphics chip. At the top, the **SGRAM / SDRAM** memory is connected to the **Memory Interface Unit**. This unit is also connected to the **270Mbit RAMDAC** and the **Rendering Subsystem**. The **Rendering Subsystem** contains the **2D, 3D and Video Graphics Core** and the **Pipeline Set-up Processor**. The **Pipeline Set-up Processor** is connected to **DMA 2** and **DMA 1**, which in turn connect to the **PCI / AGP Interface** at the bottom. The **PCI / AGP Interface** is connected to the **PCI / AGP Bus Connector**. On the left, the **VGA Core** is connected to the **270Mbit RAMDAC**, which outputs **R**, **G**, and **B** signals. A **DDC2AB** block is also connected to the RAMDAC. On the right, the **Video Stream Interface** is connected to the **Rendering Subsystem** and the **PCI / AGP Interface**. It outputs **SDOS** and **SDOS** signals, and is connected to a **General Purpose Bus**. The **General Purpose Bus** is connected to **Video Port 1** (outputting **NTSC** and **PAL** signals) and **Video Port 2** (outputting **TV Tuner** signals). A **DC** signal is also output from the **Video Stream Interface**.

Figure 3




FIG. 4A




FIG 4B




FIG. 5

T0 (0,4)	T1 (1,4)	T0 (2,4)	T1 (3,4)	T0 (4,4)	T1 (5,4)	T0 (6,4)	T1 (7,4)	T0 (8,4)	T1 (9,4)
T2 (0,3)	T3 (1,3)	T2 (2,3)	T3 (3,3)	T2 (4,3)	T3 (5,3)	T2 (6,3)	T3 (7,3)	T2 (8,3)	T3 (9,3)
T0 (0,2)	T1 (1,2)	T0 (2,2)	T1 (3,2)	T0 (4,2)	T1 (5,2)	T0 (6,2)	T1 (7,2)	T0 (8,2)	T1 (9,2)
T0 (0,1)	T1 (1,1)	T2 (2,1)	T3 (3,1)	T2 (4,1)	T3 (5,1)	T2 (6,1)	T3 (7,1)	T2 (8,1)	T3 (9,1)
T0 (0,0)	T1 (1,0)	T2 (2,0)	T3 (3,0)	T2 (4,0)	T3 (5,0)	T2 (6,0)	T3 (7,0)	T2 (8,0)	T3 (9,0)

- 32 bit texels in memory word
- 16 bit texels in memory word
- 8 bit texels in memory word

FIG. 6

[illegible]

A horizontal number line is shown, ranging from 0 to 120. Major tick marks are labeled at intervals of 8: 0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120. The line is divided into four equal segments by vertical lines at 32, 64, and 96. Below the line, the segments are labeled with coordinates: (3, 0) for the first segment (0 to 32), (2, 0) for the second segment (32 to 64), (1, 0) for the third segment (64 to 96), and (0, 0) for the fourth segment (96 to 120).

120	112	104	96	88	80	72	64	56	48	40	32	24	16	8	0
(7, 0)	(6, 0)	(5, 0)	(4, 0)	(3, 0)	(2, 0)	(1, 0)	(0, 0)								

120	112	104	96	88	80	72	64	56	48	40	32	24	16	8	0
(15, 0)	(14, 0)	(13, 0)	(12, 0)	(11, 0)	(10, 0)	(9, 0)	(8, 0)	(7, 0)	(6, 0)	(5, 0)	(4, 0)	(3, 0)	(2, 0)	(1, 0)	(0, 0)

FIG. 7A

32 bits per texel

A horizontal number line is shown, ranging from 0 to 120. Major tick marks are labeled every 8 units: 120, 112, 104, 96, 88, 80, 72, 64, 56, 48, 40, 32, 24, 16, 8, 0. The line is divided into four equal sections by vertical lines at 96, 64, and 32. Each section contains a label: the first section (from 120 to 96) is labeled $(1, 1)$, the second (from 96 to 64) is labeled $(0, 1)$, the third (from 64 to 32) is labeled $(1, 0)$, and the fourth (from 32 to 0) is labeled $(0, 0)$.

120	112	104	96	88	80	72	64	56	48	40	32	24	16	8	0
(3, 1)	(2, 1)	(3, 0)	(2, 0)	(1, 1)	(0, 1)	(1, 0)	(0, 0)								

120	112	104	96	88	80	72	64	56	48	40	32	24	16	8	0
(7, 1)	(6, 1)	(7, 0)	(6, 0)	(5, 1)	(4, 1)	(5, 0)	(4, 0)	(3, 1)	(2, 1)	(3, 0)	(2, 0)	(1, 1)	(0, 1)	(1, 0)	(0, 0)

FIG. 7B


[illegible]

FIG. 8




FIG. 9




FIG. 10

005030" 522F560





FIG. 11

FIG 12

LoadData

LoadEnable

Invalidate



006090-5074560




FIG. 14




Fig. 15




FIG. 16